PSEUDO BIDIMENSIONAL RANDOMLY ACCESSIBLE MEMORY

PRIORITY CLAIM

[1]   The present application claims priority from European patent application no. 02020689.2, filed September 12, 2002, which is incorporated herein by reference.

TECHNICAL FIELD

[2]   The present invention generally relates to data storage in integrated circuits.

BACKGROUND

[3]   Very often, data processing devices, such as microprocessors, microcontrollers, digital signal processors, coprocessors and the like, need a temporary data storage area for data processing. Conventionally, one or more memory blocks are provided, which can be instantiated by the IC designer.

[4]   Integrated circuit (IC) designers are normally faced with the problem of deciding whether to implement the memory block or blocks as First-In, First-Out (FIFO) memories, or to instantiate a Random Access Memory (RAM).

[5]   FIFO memories and RAMs have respective pros and cons.

[6]   As known, a FIFO memory includes a monodimensional array of memory elements, and can only be accessed sequentially in a first-in, first-out manner; in other words, in a FIFO memory it is not possible to access randomly a generic memory element within the array. This may be a significant limitation. However, FIFO memories are capable of operating at high speeds (low access time), and are used as large data buffers.

[7]   On the contrary, a RAM is a bidimensional array of memory elements that can be accessed randomly, both in writing and in reading. However, RAMs often feature operating speeds slower than that of the FIFO memories.

[8]   In many cases, application constraints set a clear cut choice between a FIFO memory or a RAM. For example, if a block of memory elements is needed that are randomly accessible either in writing or in reading, and the operating speed

1

requirements are not very strict, the IC designer can choose to instantiate a RAM; conversely, if the operating speed requirements cannot be satisfied by the available RAMs, and the applicative context does not compel randomly accessible memory elements, a FIFO memory is chosen.

5　**[9]**　　　　Nevertheless, there are cases in which the choice is not straightforward. For example, it may be necessary to have a memory that is randomly accessible and at the same time features a high operating speed, higher than that achievable by the available RAM technology.

[10]　　　　It has been found that in some applications a fully randomly accessible 10　memory block is not really required. For example, it has been found that there are applications in which while the retrieval of data from the memory block needs to be random, the storage of data in the memory block may be sequential, or *vice versa*.

SUMMARY

[11]　　　　Based on this insight, one embodiment of the present invention 15　provides a memory architecture that enables a random access to the locations thereof in at least one among a data storage operating mode and a data retrieval operating mode, at the same time featuring a high operating speed.

[12]　　　　Briefly stated, a memory according to this embodiment of the invention comprises:

20　　　　　at least one array of memory elements,

a partition of the at least one array into a plurality of sub-arrays of the memory elements, and

an array configuration circuit for selectively putting the at least one array in one of two operating configurations, including a first operating configuration, in which 25　the memory elements of the at least one array are coupled one to another to form a monodimensional sequentially-accessible memory, and a second operating configuration, in which the memory elements in each sub-array are coupled to one another so as to form an independent monodimensional sequentially-accessible memory block, a data content of any memory element of the sub-array being 30　rotatable through the memory elements of the sub-array.

[13]   A sub-array selector, responsive to a first memory address, selects one among the at least two sub-arrays according to the first memory address, enabling access to the selected sub-array.

[14]   A memory element access circuit, responsive to a second memory address, enables access to a prescribed memory element in the selected sub-array after a prescribed number of shifts, depending on the second memory address, of the data content of the memory elements in the selected sub-array.

BRIEF DESCRIPTION OF THE DRAWINGS

[15]   Features and advantages of the present invention will be made apparent by the following detailed description of an embodiment thereof, provided merely by way of non-limitative example, which will be made in connection with the annexed drawings, wherein:

[16]   **FIG. 1** is a schematic diagram of a memory according to an embodiment of the present invention;

[17]   **FIG. 2A** shows the structure of the memory of **FIG. 1** in greater detail according to an embodiment of the invention;

[18]   **FIG. 2B** schematically shows the structure of memory elements of the memory of **FIG. 1** according to an embodiment of the invention;

[19]   **FIG. 3** schematically shows an internal configuration of the memory of **FIG. 1** in a first operating condition, particularly a data storage operating condition according to an embodiment of the invention;

[20]   **FIG. 4** schematically shows an internal configuration of the memory of **FIG. 1** in a second operating condition, particularly a data retrieve operating condition according to an embodiment of the invention;

[21]   **FIG. 5** schematically shows the memory of **FIG. 1** in a data retrieve operation according to an embodiment of the invention;

[22]   **FIG. 6** shows in detail one of a plurality of memory array control circuits for controlling the data retrieval from a respective portion of the memory according to an embodiment of the present invention;

[23] **FIGS. 7A** and **7B** pictorially show the internal behavior of the memory during a data retrieval operation according to an embodiment of the invention;

[24] **FIG. 8** is a simplified time diagram of a data retrieve operation according to an embodiment of the invention; and

5 **[25]** **FIG. 9** schematically shows an arrangement for generating data to be stored in the memory according to an embodiment of the present invention.

DETAILED DESCRIPTION

[26] With reference to the drawings, and particularly to **FIG. 1**, a memory according to an embodiment of the present invention is schematically shown. In
10 extremely general terms the memory, identified globally by **101**, includes a data storage area, depicted schematically as a block identified by **103**, and a memory control unit **105** controlling the operation of the data storage area **103**.

[27] The data storage area **103** is accessed for storage and retrieval of data. In particular, the data storage area receives input data **107** to be stored therein,
15 provides output data **109** retrieved therefrom, and receives an address **111** identifying from where, within the data storage area **103**, the output data **109** are to be retrieved.

[28] The memory control unit **105** receives commands **113** for controlling the memory operation, and a clock signal **CK** setting the timing of the memory
20 operation; the commands **113** include in particular commands for determining the type of access that is required to the data storage area **103**, *i.e.*, a data storage or a data retrieval access. The memory control unit **105** outputs control signals, globally identified by **115**, for the data storage area **103**. The memory control unit **105** may for example include a state machine, clocked by the clock signal **CK** or by a signal
25 derived therefrom.

[29] The memory **101** may for example be associated with a microprocessor, a microcontroller or, in general, any data processing device, such as a digital signal processor, a coprocessor and the like, that, in operation, needs to access a data storage for both storing and retrieving data. In particular, the memory
30 **101** is integrated in the same chip as the data processing device, or the memory **101** is a stand-alone unit, integrated in a distinct chip.

4

[30]   FIG. 2A shows in greater detail the data storage area *103*, in one embodiment of the present invention. The data storage area *103* comprises a plurality of monodimensional arrays *AR[1] – AR[8]* of memory elements *ELE[0] – ELE[511]*. In particular, in the exemplary embodiment of the invention described

5   herein, the number of arrays *AR[1] – AR[8]* is equal to eight, and each array contains sixty-four memory elements, each having a width of four bits; the data storage area *103* consequently comprises a total of 512 memory elements of four bits each. Clearly, the number of arrays, the number of memory elements in the arrays and the width of the memory elements may vary, and are not limitative to the

10   present invention.

[31]   As shown in **FIG. 2B**, wherein two generic adjacent memory elements *ELE[x]*, *ELE[x+1]* are shown, the memory elements *ELE[0] – ELE[511]* are of the type used in sequentially-accessible memories such as FIFO memories. In particular, and by way of example, the 512 four-bit memory elements form altogether

15   a shift register of 512 stages of four bits each; each bit of each shift register stage is for example comprised of a flip-flop *FF*. A flip-flop data input *Din* is connected to a flip-flop data output *Dout* of the corresponding flip-flop of the previous adjacent memory element. A shift control signal *SHFT*, part of the of the control signals *115* outputted by the memory control unit *105*, commands the shifting of the data content

20   from one memory element to another, in the way to be described in detail in the following.

[32]   Each array *AR[1] – AR[8]* is partitioned into a plurality of sub-arrays; in particular, in the exemplary embodiment of the invention described herein, each array *AR[1] – AR[8]* is partitioned into eight sub-arrays, each one containing eight

25   memory elements. For simplicity of the drawing, in **FIG. 2A** only three sub-arrays *AR[1][1]*, *AR[1][2]* and *AR[1][8]* of the array *AR[1]*, and three sub-arrays *AR[8][1]*, *AR[8][7]* and *AR[8][8]* of the array *AR[8]* are explicitly shown.

[33]   FIG. 2A also shows an exploded view of two sub-arrays of the plurality of sub-arrays, namely the sub-array *AR[1][1]* of the array *AR[1]* and the sub-array

30   *AR[8][8]* of the array *AR[8]*. In particular, each sub-array of the arrays *AR[1] – AR[8]* has the structure of a sequentially-accessible memory, *e.g.* a FIFO memory with (in the example here considered) eight FIFO memory locations, represented by

the memory elements of the sub-array (*e.g.*, the memory elements *ELE[0:7]* in the sub-array *AR[1][1]*, the memory elements *ELE[8:15]* in the sub-array *AR[1][2]* *etc.*). Within each sub-array, the memory elements are cascaded with each other. An exception being made for the uppermost memory element of the sub-array (in the

5 example, the memory element *ELE[7]* in the sub-array *AR[1][1]*, the memory element *ELE[15]* in the sub-array *AR[1][2]* and so on, till the memory element *ELE[511]* in the sub-array *AR[8][8]*), each memory element in any sub-array has an input connected to an output of the previous adjacent memory element of the sub-array, so as to be capable of receiving the data content thereof. The uppermost

10 memory element in each sub-array has an input fed by an output of a respective multiplexer *201* that has a first input connected to an output of the lowest memory element of the previous adjacent sub-array, or to the memory input data *107* in the case of the uppermost sub-array *AR[8][8]*, and a second input connected to an output of the lowermost memory element of the same sub-array. The multiplexers

15 *201*, one for each sub-array, are controlled by a control signal *ST/RT* (storage/retrieval), part of the control signals *115* outputted by the memory control unit *105*. The storage/retrieval control signal *ST/RT* is for example asserted when the memory *101* operates in data storage mode, and deasserted when the memory operates in data retrieval mode.

20 **[34]** When the storage/retrieval control signal *ST/RT* is asserted (data storage operating mode), the multiplexers *201* are all switched so that the uppermost memory element *ELE[511]* in the sub-array *AR[8][8]* can receive the memory input data *107*, and the uppermost memory elements in the remaining sub-arrays can each receive the data content of the lowest memory element in the previous adjacent

25 sub-array. In this condition, the memory elements in all the arrays and sub-arrays are so linked to form at all effects a sequentially-accessible memory, *e.g.* a FIFO memory with 512 memory locations, as schematically shown in **FIG. 3**. The shift control signal *SHFT* commands the shifting of the data content of the uppermost memory element *ELE[511]* all the way down to the lowest memory element *ELE[0]*.

30 **[35]** When, on the contrary, the storage/retrieval control signal *ST/RT* is deasserted (data retrieval operating mode), the multiplexers *201* are all switched so that the uppermost memory element in each sub-array can receive the data content

of the lowest memory element of the same sub-array, and the sub-arrays are isolated from one another. In this condition, schematically shown in **FIG. 4**, the memory elements are so linked to form a plurality of independent shift-and-rotate memory blocks or units, each made up of eight memory elements. In each shift-and-

5   rotate unit, the shift control signal **SHFT** commands the shift and rotation of the data content of the uppermost memory element down to the respective lowest memory element, and up again to the uppermost memory element. In other words, within each sub-array the data content of a generic memory element of the sub-array can be rotated through all the memory elements of the sub-array.

10   [36]   Reverting to **FIG. 2A**, the output of the lowest memory element in each sub-array is also fed to a respective tristate buffer **203**, controlled by a respective array control circuit **205**. One array control circuit **205** is provided in each array **AR[1] – AR[8]**, all the tristate buffers in the sub-arrays that make up a generic array being controlled by a same respective array control circuit. In particular, within each

15   array **AR[1] – AR[8]**, the array control circuit **205** selectively enables one of the eight tristate buffers **203** to output the data received from the respective memory element, while the remaining seven tristate buffers are left in a high output impedance condition. The outputs of the eight tristate buffers **203** in each array **AR[1] – AR[8]** are wired together and fed to the respective array control circuit **205**. The array

20   control circuit **205** controls the tristate buffers on the basis of the memory address **111**. Each array control circuit **205** also receives the control signals **115**, and outputs a respective portion **107[1] - 107[8]** of the memory output data **109**.

[37]   In the exemplary embodiment of the invention described herein, not at all limitative, the memory **101** is conceived to be used as a look-up table. As

25   schematically shown in **FIG. 5**, when the memory is accessed for retrieving data stored therein, an input word **RIN[1:48]**, in this example a word of forty-eight bits, is fed as an address to the memory **101** for accessing specific memory elements in the storage area **103**. In response, the memory provides an output data word **ROUT[1:32]**, which in the shown example is a word of thirty-two bits.

30   [38]   The input word **RIN[1:48]** is split into a number of different input sub-words **RIN[1:6]**, **RIN[7:12]**, **RIN[13:18]**, **RIN[19:24]**, **RIN[25:30]**, **RIN[31:36]**, **RIN[37:42]** and **RIN[43:48]** equal to the number of sub-arrays **AR[1]** to **AR[8]**. In the

exemplary embodiment of the invention described herein, the input word **RIN[1:48]** of forty-eight bits is split into eight sub-words, each one including six bits.

[39]   Each sub-array **AR[1]** to **AR[8]** provides a respective output data sub-word **ROUT[1:4]**, **ROUT[5:8]**, **ROUT[9:12]**, **ROUT[13:16]**, **ROUT[17:20]**,

5   **ROUT[21:24]**, **ROUT[25:28]** and **ROUT[29:32]**; the output data sub-words form, altogether, the output data word **ROUT[1:32]**. In the exemplary embodiment described herein, eight output data sub-words of four bits each are provided.

[40]   Reference is now made to **FIG. 6**, showing in greater detail the structure of one of the array control circuits **205**, namely the array control circuit in

10   the array **AR[1]**. A decoder **601** receives a portion (*i.e.*, a group of bits, in the example three) **RIN[1:3]** of the input sub-word **RIN[1:6]** which is fed to the array **AR[1]**. The decoder **601** decodes the digital code carried by the three bits **RIN[1:3]** and accordingly enables one of the eight tristate buffers **203**. The remaining three bits **RIN[4:6]** of the input sub-word **RIN[1:3]** are fed to a comparator **603**. The

15   comparator **603** compares the binary value carried by the three bits **RIN[4:6]** to a value of a three bit counter **605** in the memory control unit **105**. An output of the comparator **603**, which is asserted (low logic state) when coincidence is detected between the binary value carried by the three bits **RIN[4:6]** and the value of the counter **605**, is fed to an input of a two-inputs NOR logic gate **607**. The other input of

20   the NOR gate **607** is fed with an enable signal **EN**, part of the control signals **115** generated by the memory control unit **105**; the enable signal **EN**, common to all the arrays **AR[1]** – **AR[8]**, is asserted low for enabling retrieval of data from the memory. An output **MUX** of the NOR gate **607** controls a two-input multiplexer **609**. A first input of the multiplexer **609** receives the outputs of the tristate buffers **203**. An output

25   of the multiplexer **609** feeds a data input of a register **611** (*e.g.*, made up of a prescribed number of flip-flops, four in the present example), clocked to load data by a register clock signal which is a logic OR (OR logic gate **613**) of the clock signal **CK** and the enable signal **EN**. A register data output forms the output data sub-word **ROUT[1:4]** of the array **AR[1]**, and is additionally routed back to the second input of

30   the multiplexer **609**.

[41]   The operation of the memory **101** will be hereinbelow described, considering firstly a data retrieval operation, and then a data storage operation.

Data retrieval

[42] When specific commands *113* are received, indicating that an external device, such as a microprocessor, a microcontroller or any data processing unit, needs to access the memory *101* for retrieving data stored therein, the memory *101* enters the data retrieval operating mode. The memory control unit *105* deasserts the storage/retrieval control signal *ST/RT*, thereby the multiplexers *201* are switched so as to put the memory in the configuration schematically shown in **FIG. 4**.

[43] Referring to **FIG. 5**, the input word *RIN[1:48]* that is fed to the memory *101* as a memory access key for retrieving the desired data is split into the eight input sub-words *RIN[1:6]*, *RIN[7:12]*, *RIN[13:18]*, *RIN[19:24]*, *RIN[25:30]*, *RIN[31:36]*, *RIN[37:42]* and *RIN[43:48]*, each of which is fed to the array control circuit *205* of a respective array *AR[1] – AR[8]*.

[44] The first three bits of each input sub-word *RIN[1:6]*, *RIN[7:12]*, *RIN[13:18]*, *RIN[19:24]*, *RIN[25:30]*, *RIN[31:36]*, *RIN[37:42]* and *RIN[43:48]* feed the decoder *601* in the respective array control circuit. Depending on the digital code carried by the first three bits of each input sub-word, one of the eight tristate buffers *203* in each array *AR[1] – AR[8]* is enabled, while the remaining seven tristate buffers are kept in a high output impedance condition. Thus, the first three bits of each input sub-word select one sub-array within each array *AR[1] – AR[8]*.

[45] The remaining three bits of each input sub-word *RIN[1:6]*, *RIN[7:12]*, *RIN[13:18]*, *RIN[19:24]*, *RIN[25:30]*, *RIN[31:36]*, *RIN[37:42]* and *RIN[43:48]* are instead fed to the respective comparator *603*.

[46] The memory control unit *105* asserts the enable signal *EN*, and starts clocking the counter *605*, through a counter clock signal *CNT*. With the enable signal *EN* asserted, the clock pulses of the clock signal *CK* are made visible to the clock input of the registers *611*, which consequently load, at each clock pulse, the data present at the respective data inputs, *i.e.*, at the output of the respective multiplexers *609*. The assertion of the enable signal *EN* also entrust the control of the multiplexers *609* to the respective comparators *603*.

[47] In addition to clocking the counter *605*, the memory control unit *105* clocks the shift-and-rotate memory units schematically shown in **FIG. 4**, by means of

the shift control signal **SHFT**. The behaviour is schematically shown in **FIGS. 7A** and **7B** in connection with the shift-and-rotate memory unit formed by the memory elements **ELE[0]** to **ELE[7]** of the first sub-array **AR[1][1]** in the array **AR[1]**, while **FIG. 8** shows the timing of the data retrieval operation. **DATA[a]** to **DATA[h]** identify

5   data respectively stored in the memory elements **ELE[0]** to **ELE[7]** before the start of the data retrieval operation.

[48]   The counter **605** is initially at 0 ("000"), and the enable signal **EN** is deasserted. When the signal is asserted, the clock signal **CK** is made visible to the clock input of the registers **611**. At the first clock cycle (**CYC1**), the counter **605**

10   switches to 1 ("001"). The counter value is compared to the three bits **RIN[4:6]**: since no coincidence is detected, the register **611** in the array control circuit **205** of the array **AR[1]** is loaded with the data present at the register data output, *i.e.*, the register is not updated.

[49]   When, at the second clock cycle **CYC 2** the counter reaches the value

15   2 ("010"), the comparator detects the coincidence with the value of the three bits **RIN[4:6]** and switches the multiplexer **609**. In this way, the data input of the register **611** is connected to the output of the enabled tristate buffer **203**. At the next clock cycle, the data **DATA[c]** present at the output of the enabled tristate buffer **203** is loaded into the register **611**. From now on, for the remaining clock cycles, the

20   register **611** is no longer updated, because the comparator detects no more coincidence between the counter value and the value of the three bits **RIN[4:6]**. The register **611** is re-loaded with the data already stored therein.

[50]   After eight clock cycles, the clocking of the counter and of the shift-and-rotate memory units is stopped and the enable signal **EN** is deasserted.

25   [51]   The same occurs in the remaining seven arrays **AR[2] – AR[8]**. In each array, the clock cycle at which the respective register **611** is updated with the data content of a memory element of the selected sub-array depends on the three bits **RIN[1:6]**, **RIN[7:12]**, **RIN[13:18]**, **RIN[19:24]**, **RIN[25:30]**, **RIN[31:36]**, **RIN[37:42]** and **RIN[43:48]** of the respective input sub-word.

30   [52]   In other words, in each sub-array a prescribed memory element is chosen as an output port, and feeds the respective tristate buffer. The first three-bit

portion of the input sub-word to each array determines which sub-array in each array is selected. The data content of the memory elements in the selected sub-array is then rotated through the elements of the sub-array, and when the data content of the desired memory element of the sub-array (determined by the remaining three bits of

5   the respective input sub-word) reaches the memory element chosen to act as the output port, it is loaded into the register *611* and made available at the outside of the memory.

[53]   It can be appreciated that a total of eight clock cycles are required for having the requested data available at the outputs *ROUT[1:4]* to *ROUT[29:32]* of the

10   registers *611* in the eight arrays *AR[1] – AR[8]*, *i.e.*, at the output data word *ROUT[1:32]* of the memory *101*; in a ninth clock cycle, the output data word *ROUT[1:32]* of the memory is transferred to the data processing device. It can also be appreciated that, at the end of the data retrieval phase, the data content of the 512 memory elements of the memory coincide with the data content before the data

15   retrieval.

[54]   The number of clock cycles would be the same if a RAM were used: also in this case, nine clock cycles would still be required in order to select the memory elements one by one (only one output data sub-word can be read out of a RAM in one clock cycle, and it is available at the next clock cycle after the address is

20   put on the RAM address bus). Thus, the described pseudo-bidimensional memory architecture matches the performance of a RAM.

[55]   If instead a 512 elements FIFO memory were used, 512 clock cycles would be required to access a particular memory element (with the data contained in the lowest memory element of the FIFO memory routed back to the uppermost

25   element).

[56]   The number of clock cycles required to provide the data varies depending on the number of memory elements in each sub-array, *i.e.*, on the degree of partition of the monodimensional arrays of memory elements. Depending on the timing budget, the number of memory elements in the sub-arrays may be higher or

30   lower. For example, sub-arrays of two, four, sixteen, thirty-two, sixty-four, one hundred and twenty eight or two hundred and fifty-six memory elements may be adopted.

Data storage

[57] Differently from the data retrieval operation, in which any memory element in each of the arrays *AR[1]* to *AR[8]* can be randomly accessed for retrieving the data contained therein, and the memory is seen from the outside as a
5   bidimensional memory, the memory *101* operates as a sequentially-accessible memory when it has to be filled in with data.

[58] The memory *101* enters the data storage operating mode upon receiving specific commands *113* from the data processing device with which it is associated. The memory control unit asserts the storage/retrieval control signal
10   *ST/RT*, thereby the multiplexers *201* are all switched so as to put the memory in the configuration schematically shown in **FIG. 3**.

[59] At each cycle of the clock signal *CK*, the data processing device supplies a four-bit data word to the memory *101*, via the memory input data *107*. The memory control circuit *105* clocks the shift control signal *SHFT*, so that at each clock
15   cycle the data previously received are pushed one memory element down in the stack of 512 memory elements, and the newly received four-bit data word is stored in the uppermost memory element *ELE[511]* of the memory. At the end of the process, the first four-bit data word received is found in the lowest memory element *ELE[0]*, and the last four-bit data word received is found in the uppermost memory element
20   *ELE[511]*.

[60] Merely by way of non-limitative example, **FIG. 9** schematically shows a possible arrangement adopted to store data in the memory *101* in the case in which the memory *101* is used to implement a look-up table storing a scrambled version of an original look-up table *901*. The look-up table *901* may be implemented by means
25   of a combinational circuit or a RAM.

[61] In the present example, the original look-up table *901* contains 512 four-bit data words *DW(i,j)*, arranged by sixty-four rows and eight columns. Two counters *903* and *905*, clocked by the clock signal *CK*, are used to scan the entire look-up table *901*; in particular, the counter *903*, generating a three-bit digital code *i*,
30   is used to scan the eight columns of the look-up table *901* (i = 1 to 8), while the counter *905*, generating a six-bit digital code *j*, is used to scan the rows (j = 0 to 63).

[62]   Two registers *907* and *909* store scrambling digital codes used in the scrambling process. The register *907* is made up of forty-eight bits, while the register *909* is made up of thirty-two bits.

[63]   A first logic circuit *911*, for example comprising XOR logic gates, combines the six-bit digital code *j* generated by the counter *905* with a prescribed six-bit portion of the encryption code stored in the register *907*, so as to generate a scrambled six-bit digital code *j'* selecting the row of the look-up table *901*. The digital code *j'*, together with the digital code *i*, selects an element *DW(i,j')* in the look-up table *901*.

[64]   The selected four-bit element *DW(i,j')* is combined by a second logic circuit *913*, comprising for example XOR logic gates, with a prescribed four-bit portion of the scrambling code stored in the register *909*, to produce a scrambled version *DW'(i,j')* of the four-bit element *DW(i,j')*. Such a scrambled version *DW'(i,j')* is fed to the memory *101*.

[65]   The arrangement depicted in **FIG. 9** implements the following algorithm:

For i = 1 to 8

For j = 0 to 63

$$DW'[i,j'] = DW[i,j \text{ XOR } A1[(i-1)*6+1:i*6]] \text{ XOR } A2[(i-1)*4+1:i*4]$$

where A1 and A2 are the forty-eight bit and the thirty-two bit scrambling codes stored in the registers *907* and *909*, respectively.

[66]   It can be appreciated that the memory *101*, viewed from the outside, is seen, at least in data retrieval, as a two-dimensional array of memory elements, arranged by rows and columns. In particular, in the exemplary embodiment described herein, in the data retrieval mode the memory is seen as eight randomly accessible bidimensional memory blocks of sixty-four memory elements each: the first three bits of each input word *RIN[1:6] – RIN[43:48]* can be seen as a digital code specifying a row address, while the remaining three bits can be seen as a digital code specifying a column address.

13

[67]   The memory architecture according to an embodiment of the present invention allows implementing a memory which, at least in data retrieval, behaves exactly like a RAM, but like a FIFO memory can be made up of flip-flops and logic gates, and thus is not restricted by the available RAM technology, thereby ensuring

5   high performance in terms of operating speed. Additionally, the current consumption of the proposed memory architecture is, on average, smaller than that of a RAM.

[68]   Although the present invention has been disclosed and described by way of some embodiments, it is apparent to those skilled in the art that several modifications to the described embodiments, as well as other embodiments of the

10   present invention are possible without departing from the scope thereof.

[69]   For example, in the data retrieval mode the memory control unit may clock, and rotate, only one sub-array in each array, namely the sub-array which is selected for outputting the data, according to the address provided externally. In this way, the current consumption can be further reduced.

15   [70]   Also, it is not necessary that the tristate buffers be fed by the lowest memory element in each sub-array; any other memory element in the sub-array can be chosen as the output port of the sub-array.

[71]   In an alternative embodiment of the present invention, requiring slight changes to the circuitry described before, the memory may operate dually, and be

20   equivalent to a pseudo-randomly accessible bidimensional memory in the data storage operating mode, and as a sequentially-accessible memory in the data retrieval operating mode.